Nasdaq

Synopsys VCS Used by Graphcore to Verify Next-Generation Colossus GC200 IPU

MOUNTAIN VIEW, Calif., July 20, 2020 /PRNewswire/ -- Synopsys, Inc. (Nasdaq: SNPS) today announced that Graphcore used the Synopsys VCS® simulation solution with Verdi® debug to verify its recently ...
Nasdaq

AImotive Deploys Synopsys VCS to Verify Next-Generation Automated Driving Technologies

MOUNTAIN VIEW, Calif., Dec. 9, 2020 /PRNewswire/ -- Synopsys, Inc. (Nasdaq: SNPS) today announced that AImotive has adopted Synopsys VCS® simulation and Verdi® debug, part of the Verification ...
EDN

Synopsys Delivers 2x Verification Speed-up With VCS Multicore Technology

MOUNTAIN VIEW, Calif., April 6 /PRNewswire-FirstCall/ — Synopsys, Inc. , a world leader in software and IP for semiconductor design and manufacturing, today ...
EDN

Synopsys adds testbench features to VCS

SANTA CRUZ, Calif. — Evolving its VCS Verilog simulator into a more complete verification environment, Synopsys this week (May 25) is announcing a new VCS release with added testbench capabilities. It ...
Yahoo Finance

Synopsys (SNPS), NVIDIA Team up to Improve Multiple Technologies

The above button links to Coinbase. Yahoo Finance is not a broker-dealer or investment adviser and does not offer securities or cryptocurrencies for sale or facilitate trading. Coinbase pays us for ...
Engineering

Synopsys supports Arm AGI CPU development

The collaboration covers EDA, interface IP and hardware-assisted verification for AI and data center silicon design. Synopsys, Inc. announced its collaboration with Arm on the development of the Arm ...
Electronic Design

Xilinx And Synopsys Collaborate On Tool Flow For Platform FPGAs

Time-saving verification tools have been added to an advanced tool flow for high-end FPGA design. The flow, a collaboration between Xilinx Inc. of San Jose and Synopsys Inc. of Mountain View, Calif., ...
Electronic Design

Verilog Simulator Adds Full-Featured Coverage Analysis And A C/C++ Interface

The latest VCS Verilog simulator from Synopsys contains built-in comprehensive coverage analysis. With it, design teams using VCS 6.0.1 can determine their verification quality before tapeout.
Business Wire

ProDesign Joins Synopsys in-Sync Program to Enable Unified ASIC Prototyping and Verification; Common ASIC Flow Optimized for Customer Productivity

SAN JOSE, Calif.--(BUSINESS WIRE)--April 4, 2005--ProDesign USA, a leading supplier of high-speed FPGA-based ASIC verification platforms, today announced that it has joined the Synopsys in-Sync(R) ...