STATE takes a SystemC design as input and transforms it into a corresponding UPPAAL timed automata model. The transformation is based on a formal semantics defined for SystemC in ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results